## Variability Aware Design in nm Era

Rajiv Joshi, *Fellow, IEEE* IBM T.J. Watson Research Center, Yorktown Heights NY 10598

As the technology scales, process, voltage, and temperature, variations (PVT) and model inaccuracies impact design yield. In this talk, a predictive analytical technique based on statistical analysis methodology targeting both memory and custom logic design applications is highlighted. The methodology hinges on Mixture Important Sampling (MIS) is 5-6 orders of magnitude faster than Monte Carlo and a few orders compared to recent techniques. For advanced technologies, we extend the methodology to enable key features such as the Front End of the Line (FEOL) and back end of the line (BEOL) parasitic extraction and TCAD for manufacturability for 16nm and below. This increases the statistical confidence in the functionality and operability of the system-on-chip as a whole. The methodology is further extended to predict aging effects in memories and the utility of this technique is demonstrated through hardware fabrication.



Rajiv V. Joshi (Fellow, IEEE) received the B.Tech. degree from the Indian Institute of Technology Bombay, Mumbai, India, the M.S. degree from the Massachusetts Institute of Technology, Cambridge, MA, USA, and the Dr. Eng. Sc. degree from Columbia University, New York, NY, USA. He has led successfully predictive failure analytic techniques for yield prediction and also the technology-driven SRAM at IBM Server Group. His statistical techniques are tailored for machine learning and AI. He has developed and

commercialized universally accepted novel memory designs. He received 3 Outstanding Technical Achievement (OTAs), 3 highest Corporate Patent Portfolio awards for licensing contributions, holds 62 invention plateaus and has over 260 U.S. patents and over 400 including international patents. He has authored and coauthored over 210 papers. He has given over 50 invited/keynote talks and several seminars. He received NY IP Law association "Inventor of the year" award in February 2020. He was awarded prestigious IEEE Daniel Noble award, 2018 for contributions to predictive analytics, circuits and technology. He received Industrial Pioneer award, 2014 from IEEE Circuits and Systems society. He received the Best Editor Award from IEEE TVLSI journal. He was inducted into New Jersey Inventor Hall of Fame in Aug 2014. He is a member of IBM Academy of Technology and a Master Inventor. He served as a Distinguished Lecturer for IEEE CAS, CEDA and EDS society. He serves as an Associate Editor of TVLSI and TCAS-I journals. He has served on committees of various international conferences. He is an Industry Liaison for universities as a part of the Semiconductor Research Corporation and IEEE CAS society.