# Modified Control Structure for Single Phase Z-Source Inverter and Efficiency Analysis 

Dipl.-Ing. Manuel Steinbring, Universität Siegen, manuelsteinbring@uni-siegen.de

Prof. Dr.-Ing. Mario Pacas, Universität Siegen, pacas@uni-siegen.de


#### Abstract

This paper introduces a modified control structure for controlling the boost factor of a single phase Z-Source inverter. In difference to other control methods, in which the capacitance voltage is controlled, the control of the inverters output voltage is proposed. The control scheme provides fast response to input voltage changes, simple implementation and high ruggedness. The method is proved on a laboratory implementation of the Z-Source inverter. Further, an efficiency analysis of the Z-Source inverter is accomplished by taking into consideration the variation of the input voltage.


## Introduction

For generating power in outlying regions small regenerative energy sources like small hydro power plant or solar panels can be used. They can provide small amounts of energy for electric light, refrigerators or other applications. Taking the small hydro power plant as an example the output voltage highly varies with the available water flow. In order to provide a usable voltage-characteristic i.e. amplitude and frequency, the incoming energy has to be converted. In standard topologies the voltage is boosted in the first stage and is converted into the desired voltage in the second one. Typically a boost converter feeds a standard H bridge in such applications. The Z-Source inverter (ZSI) provides this functionality in only one stage [1]. It can cope with a widely varying input voltage converting it directly into the desired voltage. In comparison with a standard voltage-source inverter (VSI) a shoot-through state of the output inverter is not just tolerated but an important part of the functioning principle. This feature makes the ZSI ideal for standalone power generation in outlying regions as it increases the ruggedness of the inverter. For those applications the utilized equipment should be cheap and robust and provide a high efficiency.

## 1 Circuit Analysis of the Z-Source Inverter

The utilized circuit can be seen in Fig. 1. In the experimental set-up the input voltage is provided by variable transformer feeding a rectifier. The resulting DC - voltage is smoothed by capacitor. For analyzing the ZSI, a symmetric design for the Z-network is assumed. This means that both inductances and both capacitances have the same value.

$$
\begin{align*}
& \mathrm{L}_{\mathrm{z} 1}=\mathrm{L}_{\mathrm{z2}}=\mathrm{L}_{\mathrm{z}}  \tag{1}\\
& \mathrm{C}_{\mathrm{z} 1}=\mathrm{C}_{\mathrm{z} 2}=\mathrm{C}_{\mathrm{z}} \tag{2}
\end{align*}
$$

When analyzing the ZSI generally two separate states within the switching period T are distinguished. Short circuiting the inverters output by closing two switches of one leg of the H-bride leads to the shoot-through state which is applied for the duration of $\mathrm{T}_{\mathrm{s}}$. The remaining time $T_{1}$ is short circuit free and is available for standard PWM strategies. $\mathrm{T}_{1}$ is again subdivided into an active part where the voltage $\hat{u}_{z}$ is applied to the load and a
freewheeling part where the output voltage of the H -bridge is zero. In this way the following duty cycles can be defined:

$$
\begin{gather*}
D_{s}=\frac{T_{s}}{T}  \tag{3}\\
D_{1}=\frac{T_{1}}{T}=\frac{T-T_{s}}{T}=1-D_{s} \tag{4}
\end{gather*}
$$



Fig. 1: Structure of the Z-Source inverter

When short circuiting the inverters output the topology is changed. The capacitors are now parallel to the inductances. Because $U_{C z}$ is at least loaded to the same value as the input voltage $U_{\mathbb{N}}$, the voltage $u_{D}$ becomes negative and the diode $D$ blocks:

$$
\begin{gather*}
\mathrm{u}_{\mathrm{D}}=\mathrm{U}_{\mathrm{IN}}-2 \mathrm{U}_{\mathrm{CZ}}<0  \tag{5}\\
\mathrm{u}_{\mathrm{LZ}}=\mathrm{U}_{\mathrm{LC}} \tag{6}
\end{gather*}
$$

As a result, the current $i_{L}$ through each inductance will rise. The output voltage of the inverter is zero in this state.
The remaining time is short circuit free and yield following equations:

$$
\begin{gather*}
\mathrm{u}_{\mathrm{LZ}}=\mathrm{U}_{\mathrm{IN}}-\mathrm{U}_{\mathrm{CZ}}  \tag{7}\\
\mathrm{u}_{\mathrm{z}}=\mathrm{U}_{\mathrm{CZ}}-\mathrm{u}_{\mathrm{LZ}}=2 \mathrm{U}_{\mathrm{CZ}}-\mathrm{U}_{\mathrm{IN}} \tag{8}
\end{gather*}
$$

As the mean voltage of the inductance must be zero, the voltage $U_{c z}$ can be calculated from (3) and (4) together with (6) and (7) as:

$$
\begin{equation*}
\bar{u}_{\mathrm{LZ}}=\frac{\mathrm{T}_{\mathrm{s}} \mathrm{U}_{\mathrm{Cz}}+\mathrm{T}_{1} \mathrm{U}_{\mathbb{N}}-\mathrm{U}_{\mathrm{CZ}}}{T}=0 \Rightarrow \mathrm{U}_{\mathrm{CZ}}=\frac{\mathrm{T}_{1}}{\mathrm{~T}_{1}-\mathrm{T}_{\mathrm{s}}} \cdot \mathrm{U}_{\mathrm{IN}}=\frac{1-\mathrm{D}_{\mathrm{s}}}{1-2 \mathrm{D}_{\mathrm{s}}} \cdot \mathrm{U}_{\mathrm{IN}} \tag{9}
\end{equation*}
$$

For the non-shoot-through state the voltage $\hat{u}_{z}$ can be calculated by utilizing equations (8) and (9). $u_{z}$ is zero during shoot-through and equal to its peak value during $T_{1}$. $\hat{u}_{z}$ is also the value that is applied to the load through the H -bridge.

$$
\begin{equation*}
\hat{\mathrm{u}}_{\mathrm{z}}=2 \mathrm{U}_{\mathrm{cz}}-\mathrm{U}_{\mathbb{N}}=\frac{\mathrm{T}}{\mathrm{~T}_{1}-\mathrm{T}_{\mathrm{S}}} \cdot \mathrm{U}_{\mathrm{N}}=\frac{1}{1-2 \mathrm{D}_{\mathrm{s}}} \cdot \mathrm{U}_{\mathbb{N}} \tag{10}
\end{equation*}
$$

This leads to the achieved voltage boost $B$, which is dependent of the shoot-through duty cycle $\mathrm{D}_{\mathrm{s}}$.

$$
\begin{equation*}
\mathrm{B}=\frac{\hat{\mathrm{u}}_{\mathrm{z}}}{\mathrm{U}_{\mathrm{IN}}}=\frac{\mathrm{T}}{\mathrm{~T}_{1}-\mathrm{T}_{\mathrm{s}}}=\frac{1}{1-2 \mathrm{D}_{\mathrm{s}}} \geq 1 \tag{11}
\end{equation*}
$$

Considering the modulation index of the PWM, the maximum voltage boost of the ZSI is given by:

$$
\begin{equation*}
B_{B}=B \cdot M_{\operatorname{MAX}}=\frac{1}{1-2 D_{S}} \cdot\left(1-D_{S}\right) \tag{12}
\end{equation*}
$$

## 2 Control structure

For the proposed control structure the voltages $\mathrm{U}_{\mathrm{IN}}$ and $\mathrm{U}_{\mathrm{CZ}}$ must be measured. A current measurement is not required, although it is measured and used for detecting inverter failures. In most control schemes $U_{C z}$ is regulated [5]. Here the peak output voltage $\hat{u}_{z}$ is controlled. $\hat{u}_{z}$ is the voltage at the input of the H -bridge during $\mathrm{T}_{1}$, so it determines the modulation index M for the PWM.


Fig. 2: Control scheme for a single phase Z-Source inverter
As seen in Fig. 2 the desired boost factor $B^{*}$ is calculated by using the measured value of $U_{\mathbb{N}}$ and the value of $\hat{u}_{z}^{*}$ that should be achieved. Rearranging (11) leads to a set point value for the shoot-through duty cycle $\mathrm{D}_{\mathrm{s}}^{*}$. This value could be directly applied to the PWM, but unfortunately real voltage values differ from the desired ones due to finite switching times, inverter dead times and other non-linearities. Therefore the actual shoot-through duty cycle is calculated by utilizing $\mathrm{U}_{\mathrm{IN}}, \mathrm{U}_{\mathrm{CZ}}$ and (9). A PI-controller is used for the calculation of the PWM in a way that the difference $D_{S}^{*}-D_{S}$ is controlled to zero. The equations (11) (12) describing the ZSI maintain valid and $\hat{u}_{z}$ can be directly used for modulating $u_{o u t}$. In order to reduce voltage stress and losses, the set point value of $\hat{u}_{z}^{*}$ is changed according to the input voltage. As can be seen in (12) the shoot-through duty cycle must be changed inversely proportional to $\mathrm{U}_{\mathrm{I}}$.
The H-bridge is basically driven by alternate switching. In standard VSI a dead time is required to prevent short circuits in the H-bride. Since a short circuit is part of the function principle no dead time is required. Therefore the dead time is replaced by the shoot-through state practical applying a negative dead time. In this way the amount of switching actions in comparison to standard switching patterns is not increased.

The proposed control scheme features a better dynamic behavior as it reacts directly to changes of $U_{\mathbb{I N}}$ because the desired $\mathrm{D}_{\mathrm{s}}$ is precalculated and used as feedforward. This control method is easy to implement and runs stable, proven by an implementation of a laboratory setup controlled by a simple dsPIC Microcontroller.

## 3 Experimental Results

Table 1 lists up some important parameters of the utilized self-designed ZSI which can be seen in Fig. 3. The variable three phase input AC voltage is converted into a DC voltage by a rectifier.

| rated output <br> power | 1 kW |
| :--- | :---: |
| output voltage | $230 \mathrm{~V}, 50 \mathrm{~Hz}$ |
| AC |  |$|$| inductance $\mathrm{L}_{z}$ | $600 \mu \mathrm{H}$ |
| :--- | :---: |
| capacitor $\mathrm{C}_{z}$ | $470 \mu \mathrm{~F}$ |
| switching <br> frequency | 36 kHz |

Table 1: Parameters of the experimental setup


Fig. 3: The utilized self - design ZSI. The dsPIC microcontroller can be seen on the board on the left of the picture. It is connected to the main board which contains the actual ZSI, gate drivers, measurement and power supply circuits. The Z-Source inductors are shown at the top of the picture.

Fig. 4 shows the voltages $U_{\mathbb{I N}}, U_{C Z}$ and $u_{z}$ and the current $i_{L}$ for different input voltage levels. It can be seen, that $\hat{u}_{z}$ is being increased as $U_{\text {IN }}$ decreases. The capacitor voltage remains constant. The input voltage varies from 150 V to 300 V . The load current $\mathrm{i}_{\text {out eff }}$ is 4 A , which corresponds to a load of 920 W . For $\mathrm{U}_{\mathbb{I N}}=150 \mathrm{~V}$ (upper part of Fig. 4) a boost factor of $B=2.1$ is required resulting in a $D_{S}$ of 0.26 . The ratio $\frac{u_{\text {out }}}{u_{T}}$ corresponds to a total voltage boost factor of 3.6.
Another advantage of adjusting $\hat{\mathrm{u}}_{\mathrm{z}}$ according to $\mathrm{U}_{\mathrm{IN}}$ is the reduced current ripple of the inductor current which reduces discontinuous mode operation. During $T_{S} u_{L Z}$ is equal to $U_{C Z}$ which is independent of the input voltage so that the rising edge of $i_{L}$ has the same slope for different $U_{\mathbb{N}}$. In comparison the decreasing rate of $i_{L}$ is being reduced with smaller $U_{I N}$ as it is calculated according to (7). For $\mathrm{T}_{1} \hat{\mathrm{u}}_{\mathrm{z}}$ can be calculated by

$$
\begin{equation*}
\hat{\mathrm{u}}_{\mathrm{z}}=\mathrm{U}_{\mathrm{Cz}}-\mathrm{u}_{\mathrm{Lz}}=\mathrm{U}_{\mathrm{Cz}}-\mathrm{L} \frac{\mathrm{di}}{\mathrm{dt}} . \tag{13}
\end{equation*}
$$

As soon as $i_{L}$ falls to zero, the derivative part of (13) becomes zero as well. $\hat{u}_{z}$ has now a smaller value than expected. This results in a smaller voltage time integral of $U_{\text {OUt }}$ and as a consequence a smaller amplitude of $U_{\text {Out }}$. Therefore $\hat{u}_{z}$ is decreased as $U_{\text {IN }}$ increases so that discontinuous operation can be reduced as far as possible. By increasing the value of $L_{z}$ the borderline to discontinuous mode can be pushed farther to no-load, but cannot be eliminated completely.


Fig. 4: $\mathrm{u}_{\mathrm{z}}, \mathrm{u}_{\mathrm{Cz}}, \mathrm{u}_{\mathrm{IN}}, \mathrm{i}_{\mathrm{L}}$ for two different input voltages. top: $\mathrm{U}_{\mathrm{IN}}=150 \mathrm{~V}$; bottom: $\mathrm{U}_{\mathrm{IN}}=300 \mathrm{~V}$

## 4 Efficiency analysis in relationship to input voltage

For analyzing the Z-Source inverters efficiency the output load is varied between no-load and $100 \%$ of rated output power. To analyze the influence of the input voltage, this is done by changing $U_{\mathbb{I N}}$. The input power is measured at the input of the rectifier by utilizing a wideband power analyzer. The output power is measured by using a power meter which measures uout and $\mathrm{i}_{\text {out. }}$. This gives the overall efficiency of the circuit. The results of the measurement can be seen in Fig. 5.
If the input voltage $\mathrm{U}_{\mathbb{N}}$ is higher than the peak output voltage, the ZSI operates in normal inverter mode, no boosting is required. When $U_{\text {IN }}=300 \mathrm{~V}$ the ZSI provides an efficiency of up to $90 \%$. As the input voltage drops, the current consumption increases in order to reach the desired output power. This results in a decreasing efficiency level at smaller $\mathrm{U}_{\mathbb{I}}$. If the input voltage drops to 150 V the efficiency reaches a maximum of $67 \%$.


Fig. 5: Efficiency of the ZSI for changing $U_{I N}$
In order to analyze the power losses and to increase efficiency some investigations have been done. As the diode D is the only further semiconductor in ZSI topology compared to standard VSI it was especially considered. For the operation of the ZSI this diode is very important as it disconnects the Z-Source network from the input during shoot-through so the boosting can be done. In the proposed setup it has to withstand high voltages. During shootthrough $u_{D}$ can go up to 550 V when the input voltage $\mathrm{U}_{\text {IN }}$ drops to 150 V . Besides it has to conduct high currents during none shoot-through. If the input power goes up to 1500 W at $\mathrm{U}_{\mathrm{IN}}=150 \mathrm{~V}$ the current will go up to 10 A . The input diode was therefore replaced by a SiC Diode. As it has almost no tail recovery current, the efficiency should increase. The measurement is done at an input voltage of 200 V and at changing load. The results can be seen in Fig. 6.


Fig. 6: Efficiency of the ZSI with conventional Si and SiC - Diode.

Fig. 6 shows that changing the diode does not have a big influence on the inverter's efficiency. The difference lies between $0 \%$ and $2 \%$. Even though the diode is stressed much it is not having a big impact concerning the efficiency. The results can be confirmed by using further diodes.
In order to improve the efficiency in further work, it is investigated how the losses split up in losses that occur in the semiconductors and losses that appear somewhere else in the setup e.g. losses in inductors. To determine the losses produced by the semiconductors the temperature rise of the heat sink can be measured. To do this a reference measurement has to be done at first. A part of the power loss is caused in the semiconductors by driving a high current through the reverse diodes of the inverter. The temperature rise of the heat sink compared to ambient temperature is measured and correlated to the power loss. To determine the power losses in normal operation the temperature rise can be associated backwards to the power loss. As all semiconductors are mounted to one big heat sink the power loss of all semiconductors of the circuit can be determined. Fig. 7 shows the result. It can be seen, that the total losses increase as the output load increases due to higher currents. The relative power losses of the semiconductors results to be $60 \%-70 \%$.


Fig. 7: Power losses separated into losses occurring in the semiconductors and in the passive components

## 5 Conclusion

This paper introduces a new control method for controlling the boost factor of the single phase ZSI. It is suitable for a wide input voltage range, stable and easy to implement which is proven by a laboratory setup equipped with a simple microcontroller. The efficiency analysis shows that the efficiency of the single phase ZSI decreases as the input voltage drops. The blocking diode at the inverters input only has a minor effect to efficiency. It can be shown that the losses generated by the semiconductors have a rate of $60 \%-70 \%$ of total losses in the utilized setup.

## 6 Reference

[1] Fang Zheng Peng, Z-Source-Inverter, IEEE Transactions on industry applications, Vol. 39, No. 2, Mar./Apr. 2003
[2] Fang Zheng Peng, Miaosen Shen, Zhaoming Qian, Maximum Boost Control of the ZSource Inverter, IEEE transactions on power electronics, Vol. 20, No. 4, July 2005
[3] Miaosen Shen, Jin Wang, Alan Joseph, Fang Zheng Peng, Leon M. Tolbert, Donald J. Adams, Constant Boost Control of the Z-Source Inverter to Minimize Current Ripple and Voltage Stress, IEEE transactions on industry applications, Vol. 42, No. 3, May/June 2006
[4] R. Bharanikumar, R. Senthilkumar, A.C. Yazhini, A. Nirmal Kumar, FPGA Controller Based Z-Source Inverter for wind turbine driven permanent magnet generator, IEEE, 2008
[5] T. Chandrashekhar, M. Veerachary, Control of Single-Phase Z-source Inverter for a Grid Connected System, Third International Conference on Power Systems, Kharagpur, INDIA, December 2009
[6] Xinping Ding, Zhaoming Qian, Shuitao Yang, Bin Cuil, Fangzheng Peng, A HighPerformance Z-Source Inverter Operating with Small Inductor at Wide-Range Load, Applied Power Electronics Conference, APEC 2007 - Twenty Second Annual IEEE, 2007

